# **FE50MSIR FE50MSNR**

# DC-50 Fiber Optic SMI Transceiver

# **Preliminary Datasheet**



#### DESCRIPTION

Firecomms DC-50 MBd SMI transceiver consists of separate transmitter and receiver channels enabling duplex transmission over duplex plastic optic fiber cable. The optical transmitter is a visible red 650 nm Resonant Cavity Light Emitting Diode (RCLED) with integrated driver IC. The receiver is a fully integrated silicon IC with a front-end light sensing dualdifferential-photodiode and a push-pull TTL/LVTTL compatible CMOS output stage. They are housed in an SMI connector providing a latched plug connection.

They can transmit and receive DC light levels or low speed data for example, pulse width modulated (PWM) signals at speeds from DC up to 50 Mbps (25 MHz) over plastic optic fiber and operate over the industrial temperature range -40 °C to +85 °C (ambient air). The device can operate from 5 V (TTL) or 3.3 V (LVTTL) DC power supply rails. The Tx and Rx can be supplied from different supply rails, but it is recommended that they use the same supply. The transmitter has a non-inverting optical output. The receiver is available in inverting and non-inverting options.

### **AVAILABLE OPTIONS**

Table 1 ORDERING INFORMATION / PART NUMBERS				
DC-50 Mb SMI Non-Inverting Tx, Inverting Rx	FE50MSIR			
DC-50 Mb SMI Non-Inverting Tx, Non-Inverting Rx	<b>FE50MSNR</b>			





#### **FEATURES**

- Visible RCLED at red wavelength (650 nm)
- Optimised for data rates from DC to 50 MBd
- Industrial temperature range -40 °C to +85 °C
- Push Pull TTL Compatible CMOS output
- Dual power supply 5 V or 3.3 V
- RoHS compliant
- Conductive plastic body with metal shield ideal for safe discharge of static charge from cables or operator handling
- Ultra-low pulse width distortion suitable for burst mode data transmission
- High EMI/EMC immunity

#### **APPLICATIONS**

#### Table 2 APPLICATIONS


Application	Medical, instrument control, patient safety. Automation and Industrial Control. Serial Communications. Voltage Isolation. High EMI/EMC environments.
Standard	Serial RS232, RS485, Modbus, PROFIBUS
Distance	50 meters Step Index POF <sup>[1]</sup>
Speed	DC to 50 MBd

Note: 1. Depending on the installation conditions



# Table 3 TRANSCEIVER PIN DESCRIPTION

Pin	Name	Symbol
	Transmitter	
1	EMI SHIELD <sup>[1]</sup>	GND
2	DATA INPUT (TTL)	Vin
3	GROUND	GND
4	GROUND	GND
5	VCC (5/3.3 V) <sup>[2]</sup>	Vcc
6	VCC (5/3.3 V)	Vcc
	Receiver	
7	VCC (5/3.3 V)	Vcc
8	VCC (5/3.3 V)	Vcc
9	GROUND	GND
10	DATA OUTPUT	Vo
11	NO CONNECT	NC
12	EMI SHIELD <sup>[1]</sup>	GND



#### Transceiver pin-out, top view

#### Note:

1. EMI Shield ground pins must be connected to the signal ground plane on the PCB. This is important to prevent cross-talk between Tx and Rx and also to shield the internal fiber optic transceivers (FOTs) from external EMI/EMC and ESD

2. For reduced power consumption and maximum operating lifetime, it is highly recommended to use a 3.3 V supply

3. It is recommended to use the same supply for both Tx and Rx

#### **RECOMMENDED APPLICATION CIRCUIT** 1 2 Vin(Data In) Vin GND 3 IC 4 GND 1μΗ 5 Vcc Τх 100nF 6 :10μF 10µF Vcc +5V / +3.3V 1μΗ 7 Vcc 100nF 8 10µF 10µF Vcc Rx 9 GND IC 10 Vo Vo (Data Out) 11 NC -0 12

#### FIGURE 2 Recommended application circuit

FE50MSIR FE50MSNR Revision P1.



### **GENERAL OPERATION**

#### **Inverting Part FE50MSIR**

FE50MSIR consists of a non-inverting transmitter and inverting receiver.

## **Non-Inverting Transmitter**





FIGURE 5 FE50MSIR Transmitter Propagation Delay and rise/fall time definitions






FE50MSIR Receiver Propagation Delay and rise/fall time definitions




## **Inverting Part FE50MSIR (Continued)**



FE50MSIR operation during power up, power down or power reset is illustrated below in figures 5, 6 & 7.

During power up as Vcc rises to approximately 2.5 V, there is no light output. Once Vcc reaches 2.5 V, the transmitter will output correctly based on the input voltage level. In Figure 5 above the input logic level is high during power up, so the transmitter will output light.




FE50MSIR Non-Inverting Tx operation during power cycling with input logic low

In Figure 6 the input logic level is low during power up, so the transmitter outputs no light.



#### **Inverting Part FE50MSIR (Continued)**



**Inverting Receiver** 

FIGURE 7 FE50MSIR Inverting Rx operation during power cycling


During power up as Vcc rises to approximately 2.8 V the output Vo is in a high impedance state. Within 40  $\mu$ s of Vcc reaching 2.8 V the output Vo will change to the correct logic state which in the diagram above is logic low as there is light present and the output is inverted relative to the light input. On power down once Vcc drops below approximately 2.6 V then Vo changes immediately to a high impedance state.



#### **Non-Inverting Part FE50MSNR**


FE50MSNR consists of a non-inverting transmitter and non-inverting receiver.

#### **Non-Inverting Transmitter**



FE50MSNR Transmitter Propagation Delay and rise/fall time definitions

#### **Non-Inverting Receiver**




#### FIGURE 9

FE50MSNR Receiver Propagation Delay and rise/fall time definitions for a non-inverting Vo output




## Non-Inverting Part FE50MSNR (Continued)

FE50MSNR operation during power up, power down or power reset is illustrated below in figures 10, 11 & 12.




During power up as Vcc rises to approximately 2.5 V, there is no light output. Once Vcc reaches 2.5 V, the transmitter will output light correctly based on the input voltage level. In Figure 10 above the input logic level is high during power up, so the transmitter will output light.



In Figure 11 the input logic level is low during power up, so the transmitter outputs no light.



#### Non-Inverting Part FE50MSNR (Continued)



During power up as Vcc rises to approximately 2.8 V the output Vo is in a high impedance state. Within 40  $\mu$ s of Vcc reaching 2.8 V the output Vo will change to the correct logic state which in the diagram above is logic high as there is light present and the output is non-inverting. On power down once Vcc drops below approximately 2.6 V then Vo changes immediately to a high impedance state.



#### Table 4 **REGULATORY COMPLIANCE**

Parameter	Symbol	Standard	Level
Electrostatic Discharge, Human Body Model (contact ESD)	HBM	JEDEC JS-001	Level 2 (2kV to < 4kV)
Storage Compliance	MSL	J-STD-020E	2a (4-week floor life)
Restriction of Hazardous Substances Directive	RoHS	Directive 2011/65/EU Incl. Amendment 2015/863	Certified compliant
Eye Safety		IEC 60825-1	LED Class 1

	Table 5	
ABSOLUTE	MAXIMUM	RATINGS

These are the absolute maximum ratings at or beyond which the product can be expected to be damaged Notes:

1.

260 °C for 10 seconds, one time only, at least 2.2 mm away from lead root Applying conditions above absolute maximum ratings is destructive to the device. Functional operation of the device at 2. conditions between maximum operating conditions (5.5 V) and absolute maximum ratings is not implied. Extended exposure to stresses above recommended operating conditions will affect device reliability

 $V_{IN}$  should not exceed Vcc. This is very important during the power-up sequence. If  $V_{IN}$  > Vcc, then the driver IC З. power from  $V_{\mbox{\scriptsize IN}}$  to power-up. This is an uncontrolled logic state and must be avoided

Parameter	Symbol	Minimum	Maximum	Unit
Storage Temperature	T <sub>stg</sub>	-40	+85	°C
Operating Temperature	T <sub>op</sub>	-40	+85	°C
Soldering Temperature <sup>[1]</sup>	T <sub>sld</sub>		+260	°C
Supply Voltage (Tx, Rx) <sup>[2]</sup>	Vcc	-0.5	+7	V
Tx Input Voltage (Data in) <sup>[3]</sup>	V <sub>IN</sub>	-0.5	Vcc + 0.5	V
Rx Output Current	Ι <sub>Ο</sub>	-16	+16	mA



#### Table 6

#### TRANSMITTER ELECTRICAL AND OPTICAL CHARACTERISTICS

Test Conditions:

- 1. Test data was validated over the full temperature range of -40 °C to +85 °C, and over both power supply rail options of 5 V and 3.3 V ± 5%. Typical data out is at 25 °C, with 50 Mbps PRBS data and 3.3 V Supply
- 2. Output power levels are for peak (not average) optical output levels. For 50% duty cycle data, peak optical power is twice the average optical power. Optical power is measured when coupled into 0.5 m of a 1 mm diameter 0.5 NA POF and a large area detector.

3. Electrical input pulse width is determined at 1.5 V and dV/dt between 1 V and 2 V shall not be less than 1 V/ns.

- 4. Emission Wavelength (centroid)  $\lambda_c = \Sigma_i P_i$ .  $\lambda_i / \Sigma_i P_i$  (Ref: EIA/TIA std. FOTP-127/6.1, 1991)
- 5. Spectral Width Root Mean Squared (RMS)  $\lambda_{RMS} = (\Sigma_i P_i (\lambda_c \lambda_i)^2 / \Sigma_i P_i)^{1/2}$ . (Ref: EIA/TIA std. FOTP-127/6.3, 1991)

6. Wake Up Delay is the time from valid power up to valid data output, at 5 V or 3.3 V +/-5%, with input data at 50% duty cycle

Parameter	Symbol	Min	Typical	Max	Unit	Test Condition
Supply Current	lcc		16.5 @ 3.3 V 17.5 @ 5 V	27	mA	[1]
Input Voltage - Low	VIL	-0.3		0.8	V	[1]
Input Voltage - High	V <sub>IH</sub>	2		Vcc + 0.25	V	[1]
Data Input Capacitance	C <sub>in</sub>			7	pF	
Data Input Resistance	R <sub>in</sub>	10			MΩ	
Output Power	P <sub>High</sub>	-9		-1	dBm	[1,2]
Emission Wavelength (centroid)	$\lambda_{c}$	640	650	680	nm	[4]
Spectral Width (RMS)	$\lambda_{\text{RMS}}$			30	nm	[5]
Optical Rise time (20% - 80%)	t <sub>r</sub>		1.6	5	ns	[1]
Optical Fall time (20% - 80%)	t <sub>f</sub>		1.3	2	ns	[1]
Propagation Delay Low-to-High	t <sub>PropDly_LH</sub>	13	22	30	ns	[1], Figure 3
Propagation Delay High-to Low	t <sub>PropDly_HL</sub>	13	22	30	ns	[1], Figure 3
Tx Pulse Width Distortion	PWD	-3		+3	ns	[1,4]
Wake Up Delay (power up)	t power-on		20		μs	[6]



# Table 7 RECEIVER ELECTRICAL AND OPTICAL CHARACTERISTICS


#### Test Conditions:

- 1. Wake up Delay is the delay from VCC > 2.75 V to when the output will respond correctly to optical input. Output is held in tristate before this time.
- 2. Test data was validated using a transmitter with an emission wavelength between 635 and 680 nm with a 5 ns rise and fall time, over the full temperature range of -40 °C to +85 °C, over both supply rail voltage options of 5 V and 3.3 V ± 5 %, and over the input optical received power as specified by P<sub>H</sub> and P<sub>L</sub>. Input power levels are for peak (not average) optical input levels. For 50 % duty cycle data, peak optical power is twice the average optical power. Data referred to as typical are rated at +25 °C
- 3. Optical signal from the recommended Transmitter circuit.
- 4. Testing in the recommended receiver circuit ( $RL=50 k\Omega$ , CL(total)=15 pF)
- 5. PWD for Optical Input of 50 MBd, NRZ  $2^7$ -1 (PRBS7) data, resulting in a BER  $\leq 10^{-9}$
- 6. PWD for 1st to 3rd pulse is characterized with minimum Optical Input pulse width of 20 ns, with the 1st pulse being the worst case. For pulses > 20 ns the PWD will be less. If data rate < 1 MBd, then the pulse width distortion = PWD 1st to 3rd pulse.
- 7. The performance of the receiver as given in Table 7 has been characterized for transmitters operating between 635 and 680 nm. The receiver will nevertheless respond to optical sources operating from the visible to near infra-red regions although the precise performance may differ from that given in Table 7 depending upon the precise wavelength and rise/fall time characteristics of the optical source used.

Parameter	Symbol	Min	Typical	Max	Unit	<b>Test Condition</b>
Supply Current	I <sub>CC</sub>		20	25	mA	[2,3,4]
Wake Up Delay (power up)	t <sub>power-on</sub>		40		μs	[1]
High Level Output Voltage	V <sub>OH</sub>	Vcc – 0.05		Vcc	V	I <sub>OH-max</sub> = 40 uA, [2]
Low Level Output Voltage	V <sub>OL</sub>	0		0.05	V	I <sub>OL-max</sub> = 1.6 mA, [2]
Optical Power High	P <sub>H</sub>	-22		-1	dBm	[2,3]
Optical Power Low	PL			-40	dBm	[2,3]
Data Rate		DC		50	MBd	Min UI = 20 ns, Max f = 25 MHz
Output Rise Time (10% - 90%)	tr			6	ns	[2,3,4]
Output Fall Time (10% - 90%)	t <sub>f</sub>			6	ns	[2,3,4]
Pulse Width Distortion for PH range -20 to + 2 dBm	PWD	-4		4	ns	[2,3,4,5]
Pulse Width Distortion for PH range -20 to -22 dBm	PWD	-6		6	ns	[2,3,4,5]
Pulse Width Distortion 1st to 3rd pulse	PWD <sub>init</sub>	-7		14	ns	[2,3,4,5,6]
	t <sub>PropDly-HL</sub>			50	ns	[2,3,4]
Propagation Delay	t <sub>PropDly-LH</sub>			50	ns	[2,3,4]




#### **MECHANICAL DATA**



#### FIGURE 13 Mechanical dimensions of the product, and PCB footprint, which is a top view General dimensional tolerance is ± 0.2 mm

**NOTE:** For PCB layout extra care is required with pin 6 and pin 7. On the PCB top and bottom metal they require a non-circular pad. The VIA's are standard plated circular through holes, however, the VIA top and bottom solder pad areas are non-circular 1.2 mm wide and 1.5 mm long oval shapes.





Packing tube for Firecomms SMI Transceivers

#### PART HANDLING

Firecomms SMI transceivers are tested for handling in static-controlled assembly processes (HBM). Cleaning, degreasing and post solder washing should be carried out using standard solutions compatible with both plastics and the environment. For example, recommended solutions for degreasing are alcohols (methyl, isopropyl and isobutyl). Acetone, ethyl acetate, phenol or similar solution-based products are not permitted.

In the soldering process, non-halogenated water-soluble fluxes are recommended. Firecomms SMI transceivers are not suitable for use in reflow solder processes (infrared/vapor-phase reflow). The dust plug should remain in place during soldering, washing and drying processes to avoid contamination of the active optical area of each connector.

The Moisture Sensitivity Level (MSL) classification of this device is 2a according to JEDEC J-STD-020. The shelf life of an unopened MBB (Moisture Barrier Bag) is 24 months at < 40 °C and < 90 % R.H. Once the Moisture Barrier Bag is opened the devices can be either:

- a) Stored in normal factory conditions < 30 °C and < 60 % R.H. for a maximum of 672 hours (4 Weeks) prior to soldering
- b) Stored at < 10 % R.H. (Dry Cabinet)



#### **PACKING INFORMATION**

Components are packed in PVC anti-static tubes and in moisture barrier bags. Bags should be opened only in staticcontrolled locations, and standard procedures should be followed for handling moisture sensitive components.

Components per Tube		25
	Tube Length	444 mm
	Tube Width	26 mm
	Tube Height	19.4 mm
Tubes per Bag		10
Bags per Inner Carton		1
	Inner Carton Length	588 mm
	Inner Carton Width	147 mm
	Inner Carton Height	84 mm
Weight per Inner Carton, Complete		1.80 kg
Components per Inner Carton		250
Inner Cartons per Outer Carton		4
	Outer Carton Length	600 mm
	Outer Carton Width	310 mm
	Outer Carton Height	195 mm
Weight per Outer Carton, Complete		7.53 kg
Components per Outer Carton		1000

For the most recent revision or further information please visit <u>www.firecomms.com</u> or contact the company directly at the following address, Firecomms Ltd, 2200 Airport Business Park, Cork, IRELAND. Copyright© 2004-2022 Firecomms. All rights reserved. Firecomms refers to Firecomms Limited and/or its subsidiaries. Firecomms assumes no responsibility for inaccuracies or omissions in the information contained in this document. Specifications are subject to change without notice. No patent rights are granted to any of the circuits described herein.